LDO Design Help

nithinp

Junior Member level 2
Joined
Dec 26, 2023
Messages
23
Helped
0
Reputation
0
Reaction score
1
Trophy points
3
Location
India
Activity points
151
I'm designing an LDO with SKY130PDK for Vreg=1.5, Vdd=1.8, Ilaod=1mA-10mA Vref=0.75. I used a 2 stage OTA I built earlier which provides a gain of 60dB and phase margin of 80deg but when I try LDO design , I get a regulated voltage of 1.5V but my gain is messes up like 6dB, I know I'm having problem with pole compensation. Please help
 
Sort by date Sort by votes
You may need to increase the phase margin of your feedback loop. You can achieve this by adding compensation capacitors. You can use pole splitting to improve stability. This involves adding additional poles in the transfer function to mitigate phase shifts at higher frequencies. You can achieve this by adding compensation capacitors in parallel with the load or the output capacitor. For some more feedback, you can post your question to pcbway: https://www.pcbway.com/blog/25/How_to_choose_the_best_LDO_for_your_projects_.html
 

Upvote 0 Downvote
What you seem to be measuring is your closed loop gain. Which is this case is 2 or 20log(2)=6dB.

In your testbench for measuring the gain, you have not broken the loop.
 

Upvote 0 Downvote
You must log in or register to reply here.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…