Now i have an important problem, which is how to design complex digital system
using Verilog HDL. If u have some referenece , please send to me : mynamezyq@163.com
dear vs 21 can i have code for that as i have completed my dct block in "fpga implementation of pipelined 2D-DCT and quantization architecture for JPEG image compression" in this project and it is so that i could not able to get code or source for designing quantizer and zigzager in it
if u can kindly help me i vl be thankful to u