Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

J k flip flop with preset and clear in cadence

Status
Not open for further replies.

chd123

Newbie level 5
Joined
Jun 21, 2011
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,338
Hi all..
I have been trying to simulate j k flip flop with preset and clear in cadence using nand gates and one using d flip flop but the output
is not varying it is always d same.. I have tried to do in different ways ,using nor gates master slave.. but never got d output..
plz help me by telling an efficient way to design d flip flop in cadence
thank u
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
6,912
Helped
2,024
Reputation
4,052
Reaction score
1,864
Trophy points
1,393
Location
USA
Activity points
55,357
I expect this is a hookup or stimulus problem, not pertaining to Cadence
particularly. Certainly you could find schematics of JKFFs that are known
to work.

Maybe it would help you to start small, like the simplest SRFF, and get
your simulation to work with fewer things in play.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top