Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Issues Of 1.5-bit Stage Design

Status
Not open for further replies.

Rezaa

Junior Member level 2
Joined
Aug 5, 2014
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
200
We know that there are three situation of Sub-Adc for this title
State 1) Vin>+Vref/4
State 2) Vin<-Vref/4
State 3) -Vref/4<Vin<+Vref/4
Also using dynamic comparator is most common, I've design that too
Additionally, we know that if Vin+ - Vin- > Vref+ - Vref- (Vin+>+Vref/4 and Vin-<-Vref/4 subsequently) Vop of comparator is 1 and the other one is 0 and it'll be inverse vice versa.
I have two questions about this part and I'll present my other issues later, I would be appreciate if you answer my clear simple questions please.

First Question:
I think I can't make it work for the state 3 by only comparator because states 2 and 3 have similar results; Vop=0, Von=1. I've realized I may implement the function using two dynamic comparators. let me know if I'm wrong and tell me how to do that in details please.

Second Question:
When Vout+ and Vout- of S/H of first stage have common mode,we can add that common mode to the thresholds of comparators, is this a good way or we should use a common mode cancellation circuit, would you please describe the issue of common mode presence too.
 
Last edited:

SunnySkyguy

Advanced Member level 5
Joined
Sep 26, 2007
Messages
6,744
Helped
1,675
Reputation
3,348
Reaction score
1,644
Trophy points
1,413
Location
Richmond Hill, ON, Canada
Activity points
50,737
https://www.ics.ee.nctu.edu.tw/~jtwu/courses/msic/Fig/mdac-r2a.png
mdac-r2a.png
 
  • Like
Reactions: Rezaa

    Rezaa

    Points: 2
    Helpful Answer Positive Rating

Rezaa

Junior Member level 2
Joined
Aug 5, 2014
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
200
in the continue.. I have an issue in the design of MDAC
OTA is good enough for my requirements,it has more than 110 dB gain and 500MHz UGB (CMFB ADDED)
I've used an flip around S/H before first stage at the beginning,
I've used BS switch (well designed) to charge Sampling and Feedback capacitors of MDAC and I've used a CMOS switch for holding mode of MDAC.
look..

in this case diff input is 0.3v but output of MDAC is more than 0.6v gain is more than 2 also it seems rising kind of stability issue.. would anyone please have some concern on solving this complication :?:
 
Last edited:

Rezaa

Junior Member level 2
Joined
Aug 5, 2014
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
200
I've solved my problem here and I just sharing it now, I've worked on switches, all switches must be CMOS switch or BS switch (working on 90nm tech).
Good Luck.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top