ISIM sfixed values looks wrong.

Thread starter nesta
Start date Jun 5, 2011

Status: Not open for further replies.

Jun 5, 2011

nesta

Junior Member level 2

Hi VhdlExperts,

I am using Xilinx webpack 12.4 ISIM and see some strange results for sfixed values especially for negative numbers.

for eg:

signal Ain : sfixed(7 downto -3);

Ain <= to_sfixed(-2.5),Ain);

gives me 11111101100 (ie 11111101.100 ) instead of 11111110.100

-----

Ain <= to_sfixed(-3.5),Ain);

gives me 11111100100 (ie 11111100.100 ) instead of 11111101.100
---

Am i doing something wrong, or my intrepretation is wrong.

Also would like to know if the operators & functions like ( + addition, * mul, abs) are synthesizable as i am using simulator currently.

Please help.

Thanks,
Sunish

Status: Not open for further replies.

Similar threads

M
How do I assign decimal values in verilog?
- Started by mahesh_namboodiri
- Jan 31, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
Y
VHDL - Display Constant Values
- Started by yossikr
- May 30, 2023
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
B
Rounding off values while dividing.
- Started by BojackHorseman
- Nov 7, 2022
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
S
Unwanted values in Result in VHDL
- Started by Soh_bhat
- Nov 12, 2022
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
J
Verilog $time affectation appears wrong in Questasim
- Started by Johanexpleo
- Oct 28, 2020
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design

ISIM sfixed values looks wrong.

nesta

Junior Member level 2

Similar threads

Privacy & Transparency

Privacy & Transparency