debussy provides active annotation of signals in waveform viewer to source code. that very useful. also its meant for debugging while visual hdl is more like vhdl to schematics viewer and basic debugging
Verilog 2001 Support
VHDL 2000 Support
Clock Domain Extraction
Multiple Clock Analysis
PrimeTime Timing Report
Open Vera Assertion (OVA) Support
FSDB Dumping and Viewing
Anyone use linux version of 5.3 release?
I use 5.2 for a 1.3M gate design.
Debussy fail to read all the design(for full
chip netlist debugging.)
I will migrate to 5.3 If it enhance the memory requirement.
1. **broken link removed**
-----------------------------
@HDL is focused on delivering a family of software products to address the problem of functional verification and to significantly accelerate the development of System-On-Chip and Silicon-IP.
Find more bugs, faster.
With the @HDL software, our customers have been able to detect significant functional errors in their designs, not previously uncovered with other commercially available verification tools.
Functional Verification Breakthrough.
@HDL is pioneering the use of Adaptive Functional Verification (AFV) technology, combining the best of automatic formal model checking and simulation approaches with SOC/system-level design analysis and debugging.
-------------------------
my friend say that they feel this stuff is better than debussy ... ??