Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Is it possible gate oxide thickness of NMOS n PMOS are different in same technology?

Status
Not open for further replies.

Nurahmad

Junior Member level 1
Junior Member level 1
Joined
Apr 10, 2013
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Kuala Lumpur
Visit site
Activity points
1,452
When I am using BSIM4 level=60 MOS model, I read these:

NMOS: toxe=2.4948e-009
PMOS: toxe=2.5555e-009

Same technology, but gate oxide (SiO2) thickness are different, does it possible?

Than means gate oxide capacitance per unit area (Cox) are also different for NMOS n PMOS...
 

This looks like a trivial difference to me, possibly just statistical.

But there are phenomena which change the "electrical Tox"
relative to "optical Tox", such as poly depletion (tending to be
worse in the P type poly since boron is up-taken by the glass).

If the models are fitted individually in isolation then it's possible
that such fundamental params could diverge beyond realistically.
This comes down to philosophy and execution. Forcing the fit
process to keep common params common, wants some higher
level thought.
 
... there are phenomena which change the "electrical Tox"
relative to "optical Tox", such as poly depletion (tending to be
worse in the P type poly since boron is up-taken by the glass).

Also, the (silicon-extracted) toxe value considers the interstate (SiO2-Si) fixed charge density, which could well be different on p- and n-Si .
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top