Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Is it okay to use a counter as a pll integer N divier?

Status
Not open for further replies.

zhangljz

Member level 5
Joined
Oct 19, 2013
Messages
81
Helped
1
Reputation
2
Reaction score
1
Trophy points
8
Activity points
648
Is it okey to use a counter as a pll integer N divier ?

Hello,

I am designing a PLL with low output frequency (~350MHz, reference frequency: 10MHz). I want to have a divider ratio from 1 ~ 63.

Because the frequency is low, and divider ratio is not very high, is it ok to just use a synchronous counter synthesized by verilog to work as a divider, instead of using swallow method. Also I am not familiar with the swallow counter.

Any advice?

Thank you
 

biff44

Advanced Member level 5
Joined
Dec 24, 2004
Messages
4,831
Helped
1,354
Reputation
2,704
Reaction score
1,031
Trophy points
1,393
Location
New England, USA
Activity points
36,482
Re: Is it okey to use a counter as a pll integer N divier ?

yes you can make a programmable synchronous (or non synchronous) counter. if you are doing one with software instead of actual gates....you can have varying time delays in the division, which would give rise to time jitter (phase noise) so you must be careful.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top