Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Is hold time can be negative?

Status
Not open for further replies.

shiva_107

Newbie level 4
Joined
Apr 18, 2008
Messages
5
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,319
can time be negative

The answer is yes, but how is this possible. I mean how should i design my flipflop to get a hold time negative.
If i have a huge skew between clk and clkbar in flip flop or something else.
 

shelby

Full Member level 2
Joined
Jan 4, 2007
Messages
124
Helped
38
Reputation
74
Reaction score
18
Trophy points
1,298
Activity points
2,045
negative hold time

not sure if this is a good FF design or not, but if you buffer your D input inside the FF then your hold time can be negative. Of coarse this also makes your setup time worse.
 

rakesh1234

Member level 5
Joined
Dec 12, 2006
Messages
93
Helped
13
Reputation
26
Reaction score
7
Trophy points
1,288
Activity points
1,872
Yes in case of scan flops where it has mux at the D pin of the flop it could be negative
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top