Interview Question: Verilog Code To Find Duration Of Clock

spartanthewarrior · Feb 27, 2011

Hi All,

Can anybody help me answering a question.

Note:- Don't as Jitter, Set-Up, Hold Time Values. I need Verilog logic.

How can i find a duration of a given (Clock) using Verilog. There are two cases when

1) Duty Cycle is 50%

2) Duty Cycle is 30%

Please help me it's important

lostinxlation · Feb 27, 2011

If you try it and show some effort, we'll help you.

ebuddy · Feb 28, 2011

It should look something like this:

initial begin
#500; // wait clock to be stable
@(posedge clk) t1 = $time;
@(posedge clk) t2 = $time;
$write ("The period is : %t", t2-t1);
end

Interview Question: Verilog Code To Find Duration Of Clock

spartanthewarrior

Full Member level 2

lostinxlation

Advanced Member level 2

ebuddy

Full Member level 3

Similar threads

Interview Question: Verilog Code To Find Duration Of Clock

spartanthewarrior

Full Member level 2

lostinxlation

Advanced Member level 2

ebuddy

Full Member level 3

Similar threads

Privacy & Transparency

Privacy & Transparency