Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Interpretation of memristor's hysterisis VI curve

Status
Not open for further replies.

Udit_agarwal

Newbie level 5
Joined
Aug 15, 2018
Messages
8
Helped
2
Reputation
4
Reaction score
2
Trophy points
3
Activity points
105
Hi forums,
Following is the hysteresis loop of a standard memristor:
index.png
Please note that, the red one is for lowest frequency and black for highest frequency.

From the graph, one can take the following observations:
1> As frequency increases, area of graph decreases
2> With increase in frequency, graph tends to tilt more towards x axis
3> Slight deformity of the red curve at higher VI values.

I tried interpreting these observations, keeping in mind memristors Piecewise linear model(Is that a correct assumption?).

If second observation is correct:- Memristance decreases with increase in frequency and at frequency tending to infinity, it acts like a constant value resistance whose value should be Minimum possible value of memristance. Right?

Also, I need a bit explanation for 3 observation. I'm unable to figure out it's reason.

Thanks,
Udit agarwal
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top