Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Interleaving and Out of order

Status
Not open for further replies.
Read the ordering model chapter in the AXI protocol spec for information on this...
 

Hi Vasanth,

Data Interleaving: In a multi master interconnect, lets consider master A initiated the transfer with a burst of 4 and master B with a burst of 2 then it follows as
A1 B1 A2 B2 A3 A4
it means A started the transaction, then went to B because of idle cycle by A and again A likewise. note: Both the masters are accessing the same slave.

Out of Order transaction: When multi master accessing the same slave.
A should start first,

A1 B1 B2 A3 A2 A4. (out of order but A1 should start first).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top