Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

interleaver / deinterleaver vhdl

Status
Not open for further replies.

nasmc92

Newbie level 2
Joined
Oct 23, 2012
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,294
Hello,

Can anyone help me out in writting the VHDL code for interleaver and
deinterleaver or if some one can guide me how to write it or its basics.
All i know that i have to declare ROM and RAM's , but how I have no
idea.
Any type of favour or help will be highly appreciated.

Please any one help me out. Your help means alot to me.

THanks
 

if some one can guide me how to write it or its basics.
All i know that i have to declare ROM and RAM's , but how I have no
idea.

From this statement I figure you don't understand that VHDL means that you are designing HW in text instead of schematics with registers/memories/buffers/multiplexers/decoders/etc.
Draw a circuit that does what you want then write the Hardware Description of that circuit in VHDL.

If you don't understand how an interleaver works, start with google and see what comes up and read up on them.
 

you need one ROM to store the interleaver mapping address, the store the input data(according to the address within the ROM) to the RAM or just output them.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top