Non AMP

interfacing memory with FPGA

Thread starter tech_pro
Start date May 31, 2012

Status: Not open for further replies.

May 31, 2012

#1

T

tech_pro

Member level 2

Hi

I have to interface virtex 5 with about 64 MB of EEPROMS

can any one please guide me in this respect

regards
uzmeed

May 31, 2012

#2

X

xtcx

Advanced Member level 1

First tell more about your EEPROM device and the board you are planning to. And the type of interface, RTL interface or processor interface

Status: Not open for further replies.

Similar threads

A
Memory (DDR) for image processing FPGA board application
- Started by aminpix
- Nov 29, 2023
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
A
sodimm or discrete memory for FPGA
- Started by aminpix
- Jul 20, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
S
Proposed FPGA CARD
- Started by salahberra39
- May 21, 2024
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
Development FPGA board with Gowin chip
- Started by FlyingDutch
- Dec 10, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design