Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Interfacing LogiCore FFT 7.1 block

Status
Not open for further replies.

panos_papajohn

Member level 2
Joined
Mar 18, 2011
Messages
46
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,640
Hello everyone,

I used Xilinx's core generator to create a fft block. How can I connect it to another vhdl script that I have written?

Thanks in advance
 

devil6600

Full Member level 5
Joined
Nov 15, 2008
Messages
250
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,298
Activity points
2,931
panos did you figured it out? i also wanted to know the same, in case if you know how to do it please let me know...
 

panos_papajohn

Member level 2
Joined
Mar 18, 2011
Messages
46
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,640
Actually the answer was pretty simple. I did a long time ago but I forgot to reply, so I apologize. Read about instantiation in VHDL. You must connect the ports of the FFT block to another entity that you built. Be sure that you connect scale_sch_we, fwd_inv_we and start ports. The scale_sch and the fwd_inv port can have a constant value. When you do the simulation be careful with the timings of each signal. Let the signal start to take a High value for at least 1us. But then again that depends of the core's architecture that you chose.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top