Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

interconnects for nanometer design

Status
Not open for further replies.

mailgvenkat

Member level 3
Joined
Jan 10, 2006
Messages
54
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,931
For nanometer system-on chip SOCs design ,How should be the structure/ dimensions of the interconnects?...
is there any field simulation algorithm (such as FDTD) for analysing signal integrity in nanometer interconnects?..
 

gokul

Newbie level 6
Joined
Jan 5, 2006
Messages
12
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,367
hi venkat
just refer
1.C. Mead and L. Conway. Introduction to VLSI Systems. Addison-Wesley PublishingCompany, Inc., 1980.
2.A. Jantsch and H. Tenhunen, Networks on Chip. Kluwer Academic Publishers, 2003
3.D. Wingard, Tiles – An Architectural Abstraction for Platform-Based Design, EDA Vision, June 2002, available from www.edavision.com
4.h**p://ocpip.accounts2.kavi.com/pressroom/articles/namerica/2004/Interconnect-Centric_Design_Chap14_DWingard.pdf.
in this pdf file you will get some idea
 

pantic

Member level 2
Joined
May 6, 2003
Messages
50
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
411
Second book is available here:


Regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top