Re: Interconnect Cap Verification of Cadence Layout with CST
Hello,
Yes you can directly import the GDSII/DXF layout data into Sonnet using Import options & then setup the dielectric layer & metalization details & simulate...
Even it directly interfaces to Cadence Virtuoso...
Here's a description of the design flow for Sonnet within the Cadence RFIC environment:
**broken link removed**
See page 15 ff for a design flow overview with some screenshots.
For interconnect/lines, you might want to use the RLCG model (called "mtline" in Spectre). On page 43 ff, there is a description hot to get create that output data.