Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

inter clock & intra clock

Status
Not open for further replies.

designer_ec

Member level 4
Joined
Mar 31, 2007
Messages
68
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,752
Hi,

What is the difference between inter clcok and intra clock,and also what are the application of inter clcok and intra clock.At which analysis we use these.Pls explain detail about this.
 

There are a number of timing constraints that apply to flip-flops (or other elements) that are all relative to the same clock signal. These are called intra-clock constraints, or timing, etc.

Sometimes there are timing paths or constraints that cross from one clock to another. These are called inter-clock constraints, or timing.

For example, you can have a skew defined for one clock (intra-clock skew) or you can define the skew between two or more different clocks (inter-clock skew)
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top