Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Information about formal Verificaton methodologies and tools

Status
Not open for further replies.

airace

Member level 4
Joined
Sep 17, 2002
Messages
69
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
Deep in a chip
Activity points
508
formal verificaton:req

Someone,
pls post some links,docs,e-book on formal Verification methodologies tools etc.

rgds,
 

edaguy69

Advanced Member level 4
Joined
Dec 11, 2002
Messages
119
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Location
silicon land
Activity points
949
According to DataQuest the market share of 2001 is :
Formality (Synopsys): 44%
Verplex ( Verplex Systems) 33%
Design Verifyer (Avant!) 13%
Other 10%


So it's good to focus on Synopsys tool.
I don't know if I am allow to post manual or tutorial of Formality here
 

radix

Full Member level 3
Joined
Jul 23, 2002
Messages
156
Helped
7
Reputation
14
Reaction score
1
Trophy points
1,298
Activity points
1,536
airace,

A couple of decent web sites for verification are:

www.qualis.com
www.janick.bergeron.com (verification guild)

Both have mailing lists that discuss relevant, current, verification issues.

Radix
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top