Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
HVT = high V threshold. Can be used in the path where timing is not critical. So by using HVT cells we can save power.
LVT - Low V threshold. One should use these cells in timing critical paths. These cells are fast but , comsumes more power due to its leakage. So it will consume more power. So use only when timing is critical.
SVT- Standard V threshold. Best of both world. Medium delay and medium power requirment. So if timing is not met by small magin with HVT, you should try with SVT. And at last LVT.
Hope this basic helps....
You can refer Low power methodology manual available from synopsys.
It would be great if some one can attach the detailed document for the same...
The basic explanation of the different vt cells is good.
So, if you are using a multivt library for your design implementation, you can choose the appropriate vt cells as per whether the design is timing critical or power critical. It is better to use low vt cells for timing critical path and high vt cells for non-timing critical path so that power target can be achieved.
Moreover for a low power desig you can apply the multivdd concept, diferent voltage domains and use of power gating.
usually you can first synthesis with only the low Vt cells, then optimize it, it will replace some of the non-critical cells with high Vt cells so that it can reduce the leakage power, and meet the timing requirement at the same time.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
