Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Inductance from Phase

Status
Not open for further replies.

tasctasc

Member level 1
Joined
Jul 13, 2011
Messages
40
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,589
If the plot the impedance phase of a (non-ideal) capacitor is plotted and seen to approach -90 degrees, is it acceptable to infer that the ESL is negligible?
 

Dear tasctasc
Hi
If you consider just a few nano henry for ESL , what will think ? of course it is inconsiderable ! ( at low frequencies ) ( but if you increase the frequency of operation as large as some MHZ , you'll see the effect !
Best Wishes
Goldsmith
 

Thank you Goldsmith for replying. I simulated at high frequencies and the phase approaches -90. Does this mean the ESL is negligible?


Dear tasctasc
Hi
If you consider just a few nano henry for ESL , what will think ? of course it is inconsiderable ! ( at low frequencies ) ( but if you increase the frequency of operation as large as some MHZ , you'll see the effect !
Best Wishes
Goldsmith
 

Which software you're referring to ? many of softwares has not any consideration for ESL and ESR . you have to add it externally . i though you are testing that in practice !
 

Hi Goldsmith,
I both simulated using spectre in cadence and measured on-chip (the measured results are very different from simulated). The capacitors are MOS capacitors. In both cases the impedance decreases in the frequency range of interest and does not rise, which I assumed to mean that the ESL is small. Again, in both cases, the impedance phase approaches -90, again which I assume means ESL is small.

So now the two questions are:
1) Is it acceptable to assume ESL~0?
2) Why the big discrepancy in measred vs. simulated results?


Which software you're referring to ? many of softwares has not any consideration for ESL and ESR . you have to add it externally . i though you are testing that in practice !
 

Hi tasctasc
For ESL , at low frequencies you can consider it is around zero . ( approximately ) .
2) Why the big discrepancy in measred vs. simulated results?
can you show me the results ?
Best Wishes
Goldsmith
 

Sure Goldsmith, here they are for PMOScap.



Thanks.
 

Hi again , the reason of these different can be because of your capacitor type ! try to do the same with a 1000uf ( usual type ) capacitor . and show me the result . i bet that it is interesting ! ( by the way , if you get high value of instantaneous current from your cap , the result will be pretty different ! i saw this effect in my transmitters .
And don't forget that simulation can't show you many of events !
Good luck
Goldsmith
 

2) Why the big discrepancy in measred vs. simulated results?

Tasctasc, one general remark:

Simulation results can be only as good as the implemented models are. Check the accuracy of the models used.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top