Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
set_false_path can be applied only to the paths where the setup time or hold time concept is applicable. It means when you want to disable the particular path on the clock network, you can't use set_false_path since clock path doesn't have setup/hold concept. Set_disable_timing can be applied to any instances to disable the timing.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
