IN industry prefer VHDL or verilog?

[harerama]

HI..

In companies uses VHDL or Verilog?

Regards
Raghavendra

 

[shaiko]

That depends on the field of work and geographical location.
In ASIC design VHDL is almost never used and Verilog is dominant.
With FPGA design VHDL is dominant in Europe and around 50/50 with Verilog in the US.

 

[harerama]

Thanks shaiko.how is job openings in verilog compare to VHDL in INDIA.

 

[manojkhandelwal]

Hi,
If you know any one that is enough, the interviewer always asks which one you know (atleast it was true in my case).

Thanks,
Manoj

 

[harerama]

Thanks manoj..which is the best institute to do VLSI course in Bangalore?

 

[std_match]

In ASIC design VHDL is almost never used and Verilog is dominant.

This has to be clarified. The netlists that are sent to the ASIC manufacturer are always Verilog, but both languages are used for the RTL design. I don't know the percentages. It is not a problem to do a VHDL or mixed VHDL/Verilog RTL design and deliver a Verilog netlist to the manufacturer.

 

[harerama]

Thanks all,when i google got all information from link https://www.edaboard.com/threads/69241/
in this forum ..thanks for eboard ..