Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

In FPGA,GSR,GTS are high active, why?

Thread starter ls000rhb
Start date Feb 13, 2009

Status: Not open for further replies.

Feb 13, 2009

#1

L

ls000rhb

Full Member level 3

fpga gsr

In FPGA,The global set/rest signal GSR,three-state signal GTS are high active, why?
What advantage is it?

Status: Not open for further replies.

Similar threads

E
DSP slices in FPGA
- Started by engr_joni_ee
- Apr 3, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
A
Why wont Quartus Prime detect my FPGA?
- Started by AstarothJx
- Oct 14, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
A
Aliexpress FPGAs are reliable?
- Started by aminpix
- Dec 15, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
A
PCIe power supply in FPGA
- Started by aminpix
- Oct 31, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top