Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

In CDR circuit, what is dominant factor contributed to jitter of clock?~~~~~

Status
Not open for further replies.
E

EHY

Member level 1
Joined
Apr 2, 2015
Messages
36
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
235
In CDR circuit, what is the most dominant factor contributed to jitter of clock?

1. Charge pump current mismatch.

=> Phase Detector UP/DN signal is not wide enough so Charge pump can not switch properly.


2. Ripples of VCO control voltage.
=> Phase Detector UP/DN signal is increased from some topology, so in lock condition

Ripples of VCO control voltage is increased.


can you explain for me? or Can you suggest some paper related to above problem??
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top