Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

implementing BRAM OR FIFO in the design

Status
Not open for further replies.
D

dinesh.4126

Member level 5
Joined
Feb 27, 2008
Messages
83
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,841
BRAM OR FIFO

Hi,
In my Design stream of data(BMP Image64x64) is coming through UART and temp. we needed to store the data on FPGA i.e.Buffer for further processing it.Can somebody help me out whater should I implement BRAM OR FIFO in my design ??

Thanx,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top