Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Implementing a 1K SRAM array in HSPICE

Status
Not open for further replies.
E

electronics20

Full Member level 1
Full Member level 1
Joined
Apr 27, 2011
Messages
99
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,888
Dear researchers
I need to design a 1K SRAM array by HSPICE. However, as you know, I must design a 10*1024 decoder, which seems to be grueling. I would be grateful if you would help me accomplish this.
Many thanks in advance
 

can you give us more details so we can help you. you should write some of your code and then ask for problems.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top