tarek1984
Junior Member level 1
need help Implementing (64K x 1-Bit)ram on Xilinx Virtex-II Pro
Dear all
I am trying to implement a (64K x 1-Bit)ram on a Virtex-II Pro
I am using ISE 10.1 and every time I use the Memory Generator
The "Synthesis" completed successfully
I get this error NgdBuild:605 - logical root block 'ram64800x1' with type 'ram64800x1' is unexpanded. Symbol
Can anyone help me in the Verilog code of the ram
Dear all
I am trying to implement a (64K x 1-Bit)ram on a Virtex-II Pro
I am using ISE 10.1 and every time I use the Memory Generator
The "Synthesis" completed successfully
I get this error NgdBuild:605 - logical root block 'ram64800x1' with type 'ram64800x1' is unexpanded. Symbol
Can anyone help me in the Verilog code of the ram
Last edited: