Implementation of full adder

Status
Not open for further replies.
B

bhuna.balu11@gmail.com

Junior Member level 1
Joined
Oct 14, 2011
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,394
I have designed a full adder using Pass transistor logic ansd simulated using Microwind3.1.. What are the ways i can implement this full adder in different circuits??? Or is there any chance to extend this work???
 

Thank u.....Sir,I have designed a 4 x 4 wallace tree multiplier using my designed full adder, but when i simulated using Microwind 3.1, i am not able to find the delay associated with it..Do u have any idea regarding this???
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…