Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Imelt problem in cadence simulation.

Status
Not open for further replies.

iVenky

Advanced Member level 2
Advanced Member level 2
Joined
Jul 11, 2011
Messages
584
Helped
37
Reputation
76
Reaction score
35
Trophy points
1,318
Location
College Station, Texas
www.edaboard.com
Activity points
6,124
While simulating the netlist didn't show any error regarding imelt. After doing parasitic extraction and including the "av_extracted" file, I am getting imelt error.


What is the reason behind this?

thanks in advance.
 

imelt: too large a current (imminent to melting something), either for a device or a routing wire. Occasionally occurring due to a device breakthrough event (on its part due to loading/unloading parasitic caps/inductivities), or due to (un)loading currents into/from large (parasitic) caps.
 

imelt is just one of the "asserts" which can be reported by a
model instance. It may be realistic, arbitrary, or default.

Changing parasitics changes things like overshoots, and
the assert doesn't care whether your "melt" condition lasts
for an attosecond or a minute. Models which are not well
fitted, well beyond the application limits, can produce very
unreasonable results when a numerical interation steps out
of those bounds (as they will, in the course of searching
on either side of the solution).

It's worth peering at some of the reported timepoints*devices
just to see what the deal really is. Even though usually it's
just bogus whining.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top