Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

If write pointer increments more than once in b/w read clock edges

Status
Not open for further replies.

jny

Newbie level 3
Newbie level 3
Joined
May 9, 2014
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
33
In fifo by using gray code pointers we can cross easily in between two clock domains. Because there will be a single bit transition only. But my questions is...
If write is faster clock & read is slower clock. There may be a chance that write pointer increments more than once in between read clock edges. So, gray code will have multi bit transition. With this multi bit transition don't we get data incoherency problem..?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top