Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

If all clock domains are rising edge trigger, balance falling-edge skew when CTS?

Status
Not open for further replies.

chris_li

Member level 2
Joined
Nov 7, 2005
Messages
42
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,569
Hi Guys,

For a design, if all clock domains are rising-edge trigger, shall I account for falling edge skew balance when CTS?

Thanks.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top