Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Depends what is happening. Usually it means that gate is shorted to channel or S/D areas are shorted. So th ecurrent should be higher due to a short.
Usually you have destructive effects during ESD pulse.
it depends for exemple if u manipulate Antifuse u need a high volatge (for FPGA antifuse or others like SAF single Antifuse), si a high current is needed.
I work in Antifuse domain, don't hesitate to ask me