Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ideal voltage driven CE amplifier stage

Status
Not open for further replies.
S

santom

Full Member level 2
Joined
Sep 8, 2007
Messages
143
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
2,255
Hi,
I have this kinda basic query as how they assume that the source resistance value to be zero for the ideal case of a voltage driven CE amplifying stage and the source resistance as infinity for a current driven amplifier.

Also I am getting confused as what to assume when..like when the Rs should be assumed as zero(or infinity) and Rload is infinity(or zero) for voltage driven and current driven amplifying stages.

would be very great if anyone explains it very clearly.

Thanks in advance

Santom
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top