Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

IBIS model, XILINX, SPARTAN 3

Status
Not open for further replies.

cherukukeshav

Member level 1
Joined
Jul 1, 2007
Messages
32
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,508
xilinx ibis

We are using xc3s400,fg456,-4 device with some pins declared with DCI option.
We generated an IBIS model from ISE for signal intergrity analysis.
In the IBIS model, the DCI pins are assigned with a model name LVDCI_33_50ohm_O / LVDCI_33_50ohm.
understanding here is the modle got generated with the default DCI termination resistance of 50ohm.
We are facing some overshoot and undershoot issues when simulating.
Is there any way to change/configure the DCI resistance?
we have tried the following constraint, but there is no change in the results.

INST pin_name DCI_VALUE = integer;

Can any body help us.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top