Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

IBIS model generation

Status
Not open for further replies.
S

seshu_m

Newbie level 2
Joined
Oct 18, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
hi i want to create ibis models for sstl i/o. Is there any special format for doing this.

i have done generated the model but it is giving a parser error. which is "DC end point mismatch error".

can any body help me out in this regard.

thanking you.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top