Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks for the reply
I red the given links and it is nice tutorials.
1.What I got is, The I2C frequency ( SCL frequency ) depend on the value which we load to the SSPADD register ( in the master mode )
2.Before find The SSPADD value, we need to knowing frequency we are going to use for I2C , Am I correct?
In master mode SSPADD SFR used for slave rat control ( I2C speed)
In the bellow picture shows that BRG count down,
Let me know the from which value, it is counting down , what is the relation ship with reload value and
count down beginning value
Picture shows BRG starts to count from 03