I want to design to pipeline adc, for training.

Status
Not open for further replies.

totoro

Member level 1
Joined
Jun 27, 2004
Messages
38
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
246
Could you give me a reasonable specification which need include speed, resolution, power at least.
I prefer to choose vdd as 3.3v, 0.35 or 0.25 CMOS process.
The followering purposes are expected to achieve though this training:
1. deeply understanding the S/H circuit design
2. high speed comparator design technique
3. digital calibrate technique

Any one would help me?
 

You can refer some of the datasheets of ppipelined ADC for the specification..
For training, I guess, 10bit - 50M to 100MHz is ok..
 

    totoro

    Points: 2
    Helpful Answer Positive Rating
go to **broken link removed** to download some thesis and the follow them.....

Good Luck
 

    totoro

    Points: 2
    Helpful Answer Positive Rating
The book "Data onverters for communication" is also a good reference.
 

    totoro

    Points: 2
    Helpful Answer Positive Rating
Check this for understanding and practicing:

**broken link removed**


It is a very good Application Notes.
 

    totoro

    Points: 2
    Helpful Answer Positive Rating
Thank you all
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…