vishal_sonam
Full Member level 3
How many D-Latches are generated here?
Code VHDL - [expand] 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 entity COUNTER is port ( CLK : in std_logic; COUNT : buffer integer range 0 to 18); end entity COUNTER; architecture RTL of COUNTER is begin process (CLK) begin if CLK = ’1’ then if (COUNT >= 12) then COUNT <= 0; else COUNT <= COUNT + 1; end if; end if; end process; end architecture RTL;
Last edited by a moderator: