Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

i need explain about clock source approaches like achieve 1 sec or 1m sec

Status
Not open for further replies.

faresfares

Newbie level 4
Joined
Oct 27, 2011
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,328
hi

please i need some one explain to me the methods of implement source clock to achieve particular delay (like 1 sec for example) and comparison between them and if there any pictures or diagram or any thing

i heared about interrupt and counte

thank u all
 

It is very simple.
Example:
if you have 50MHz master clock then 50,000,000 cycles of your master clock is 1 sec.

Here is tutorial.
f = 50MHz = 50,000,000.
T = 1/50,000,000 = 20 nanosec.
number_of_cycles = 1sec / 20 nanosec = 50,000,000 cycles.

same to 1ms
number_of_cycles = 1msec / 20 nanosec = 50,000 cycles.

Try it! Goodluck :D
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top