Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to write verilog code for extended eulid's algorithm.?

Status
Not open for further replies.

Chethan Chethu

Member level 1
Joined
Aug 25, 2014
Messages
41
Helped
1
Reputation
2
Reaction score
1
Trophy points
8
Location
Bangalore, India, India
Activity points
255
hi,
can anyone help in how to write verilog code for extended eulid's algorithm to obtain multiplicative modular inverse function..??? if you can share verilog code for this, then it would be a great help..
 

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,025
Helped
2,058
Reputation
4,133
Reaction score
2,010
Trophy points
1,393
Activity points
38,606
Have you even bothered trying this yourself?
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
47,483
Helped
14,048
Reputation
28,351
Reaction score
12,706
Trophy points
1,393
Location
Bochum, Germany
Activity points
276,136
Re: how to write verilog code for extended euclid's algorithm.?

FSM sounds basically like a good idea to implement an iterative algorithm.

Did you already define variable ranges for the numbers involved in the algorithm? Show the code you have written so far.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top