Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to write the ucf for clock signal

Status
Not open for further replies.

jincyjohnson

Member level 4
Joined
Aug 24, 2013
Messages
72
Helped
1
Reputation
2
Reaction score
1
Trophy points
8
Activity points
436
how to write the ucf for clock signal if there are 2 clock signals for spartan 3E fpga kit. the pin number of one clock is p122. How can the other clock signal can be included. plz reply
 

Hi, u are using two clk signal means its a differential clk or single ended clk signal; if u are using a single or differential its not a problem but the ucf is same for both pins;

example:

NET "clk_40mhz" loc="a15" | SLEW = FAST;
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top