Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to verify a 32-bit full adder with testbench

Status
Not open for further replies.

rfsystem

Advanced Member level 3
Advanced Member level 3
Joined
Feb 25, 2002
Messages
910
Helped
149
Reputation
294
Reaction score
37
Trophy points
1,308
Location
Germany
Activity points
9,548
If the full adder is

A+B+CIN->S+COUT

set A=FFFFh and B=0000h and CIN=1b

and interchange A and B. With this test you trigger the critical path. Toggling all nodes with a reduced vector set require knowledge about the implementation.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top