Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to ungroup a design while preserving the full path name of intances (dc_sehll)?

Status
Not open for further replies.

ifforums

Newbie level 6
Newbie level 6
Joined
Nov 5, 2010
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,502
How to ungroup a design while preserving the full path of instances (dc_sehll)?

Dear all,

I am looking for a way to ungroup my design during synthesis flow while keep the full path of the intances. For example assume that I have:

module sparc();


div div0 ( )

endmodule


now when I use: compile -ungroup_all

it ungroup all the design and give sth like:

module sparc();

U1 nand2 ...
U2 and2 ....
U3 or ...


endmodule


but I need to keep the exact path of the intances such as

module sparc();

div0/U1 nand2 ... ----------------> In this way (div0/U1) I can find that nand2 belongs to module div0 even when the whole design is ungrouped.
U2 and2 ....
U3 or ...

endmodule


Thanks a lot
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top