Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: how to test the "input leakage current" of sch
Depending on your level of design (student proj. vs. production design) there are several cases I can think of:
1) Simple Schmitt trigger: Run simulation with input at Vin(min) and Vin(max), measure current through the input voltage source, across process/voltage/temperature. For CMOS process, input current should be Zero.
2) Schmitt trigger for product design: Estimate leakage current of ESD protection circuits by modelling the diode area. Run same simulation across proc/volt/temp; however, be sure to correlate results with wafer data, as diode leakage is rarely modelled correctly over temperature.
3) Schmitt trigger for production parts: Submit parts to an ESD tester, zap them to the spec on ESD model (HBM or Machine). Then measure leakage across temp.