Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to test DM7495 IC

Status
Not open for further replies.

udayp

Junior Member level 3
Joined
Mar 30, 2011
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,508
Sir

I have a DM74LS95 IC its a 4 bit universal shift register. I want to test all the condition like SISO,SIPO,PISO,PIPO.
I am trying as per data sheet but the all outputs are high when any one of the input is low means the O/P is also low i changed ic still same problem.
So i am not able to check it. I tried information over net i am getting only data sheets not the pin to pin connection and separate truth table for each condition.
Can any body please explain me in-detail how to test as we do in electronics lab.

Thank you.
 

Not so complicated if we read the datasheet. :grin:


The LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial (DS) and four Parallel (P0–P3) Data inputs and four Parallel Data outputs (Q0–Q3).

The serial or parallel mode of operation is controlled by a Mode Control input (S) and two Clock Inputs (CP1) andb(CP2).
The serial (right-shift) or parallel data transfers occur synchronous with the HIGH to LOW transition of the selected clock input.

1. When the Mode Control input (S) is HIGH, CP2 is enabled.
A HIGH to LOW transition on enabled CP2 transfers parallel data from the P0–P3 inputs to the Q0–Q3 outputs.

2. When the Mode Control input (S) is LOW, CP1 is enabled.
A HIGH to LOW transition on enabled CP1 transfers the data from Serial input (DS) to Q0 and shifts the data in Q0 to Q1, Q1 to Q2, and Q2 to Q3 respectively (right-shift). A left-shift is accomplished by externally connecting Q3 to P2, Q2 to P1, and Q1 to P0, and operating the LS95B in the parallel mode (S = HIGH).
For normal operation, S should only change states when both Clock inputs are LOW.

However, changing S from LOW to HIGH while CP2 is HIGH, or changing S from HIGH to LOW while CP1 is HIGH and CP2 is LOW will not cause any changes on the register outputs.


SISO, SIPO, PIPO more simple to execute.

SIPO:
S(MODE) =0
CP1(CLK1)= active use a HIGH to LOW transition
DS(SER) = receive data
Qa, Qb, Qc, Qd = data output
A, B, C, D = not in use (don't care)
CP2(CLK2) = not in use (don't care)


SISO:
S(MODE) =0
CP1(CLK1)= active use a HIGH to LOW transition
DS(SER) = receive data
Qd = data output
A, B, C, D = not in use (don't care)
CP2(CLK2) = not in use (don't care)


PIPO:
S(MODE) =1
CP2(CLK2)= active use a HIGH to LOW transition
DS(SER) = not in use
Qa, Qb, Qc, Qd = data output
A, B, C, D = receive data
CP1(CLK1) = not in use (don't care)


PISO need more operations to do:

1. First - load parallel data
S(MODE) =1
CP2(CLK2)= active use a HIGH to LOW transition
A, B, C, D = receive data
CP1(CLK1) = 0 (don't care)
DS(SER) = not in use (don't care)


2. Second - change mode
CP1(CLK1) = 0
CP2(CLK2) = 0
S(MODE) = 0

3. Third - transfer serial data
S(MODE) = 0
CP1(CLK1) = active use a HIGH to LOW transition
Qd = data output

CP2(CLK2) = not in use (don't care)
A, B, C, D = not in use (don't care)
DS(SER) = not in use (don't care)
 

Attachments

  • SISO.GIF
    SISO.GIF
    34.1 KB · Views: 83

Nice sir

Thank you for so good information.

Thanks once again. I will try it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top