Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to take input in VHDL code which is having more than one constant values.

Status
Not open for further replies.

ashwini012

Newbie level 3
Joined
Mar 27, 2015
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
38
Hi,
I am writing VHDL code and
I want to take input as temp variable which is having 5 values as [31,32,33,34,35],these are constant values.

How to represents this input in vhdl code????

Help me.


Thank you.
 


Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top