Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to take care of set up and hold violations in gated clocks & multi cycle designs?

Status
Not open for further replies.

vsrpkumar

Member level 4
Joined
Mar 26, 2006
Messages
74
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,830
How to take care of set up and hold violations in gated clocks & multi cycle designs?

How to take care set up and hold violations
In the case
1) Gated clocks
2)Multi cycle designs
Give me aswer
 

Query

Hi vsrpkumar,

for gated clocks plz read the below article it is good .it will eliminate glitches. during the clock switching.
https://www.us.design-reuse.com/articles/article5827.html.
for the multy cycle designs the synthesis engineer has to take care of the setup and hold time issues. by seting up of the multy cycle on the required path.
regards
Ramesh.S
 

Re: Query

multi cycle path information should be given by the RTL designer.
 

Query

Hi All,

i forgot to mention that the multycycle information must be given by the Design Engineer only.
regards
Ramesh.S
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top