Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to start OTA noise analysis and optimization?

Status
Not open for further replies.

amic

Member level 5
Joined
Aug 30, 2005
Messages
91
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,069
I am working on OTA ( OP amp) noise analysis and optimisation and would like to know how to typically start. I mean from where ? Anybody tried this before ?

thanks,

Sachin
 

Noise Analysis

read the book
cmos analog circuit design
allen
chap 7
 

Noise Analysis

use the hspice command .noise , you can simulation the circult noise
 

Noise Analysis

razavi or allen si a good point to start. than move on to cadence tutorials on noise simulations. allthough for runing noise analyses in cadence you don't really need a tutorial.
good luck!
 

Re: Noise Analysis

I also want to use SPECTRE of Cadence to simulate noise, and I find there is noise analysis in SPECTRE, but I really wonder how to use it.
For instance, how to apply the input of the OPA? Use a "pin" or a normal voltage source or a "port"?
What's more, how about the output of the OPA?
I have read the tutoral, but I still don't kown how to do.
I really need your help.
Thanks.
 

Re: Noise Analysis

In cascode structore OTA the cascode mos length maybe longer than the non-cascode mos.
 

Re:Noise Analysis of CMOS Inverter

sunking said:
read the book
cmos analog circuit design
allen
chap 7

I did the noise analysis using cadence and found some wierd results. How come, my results are showing that pmos is producing more flicker noise and less thermal noise compaired to nmos. I was expecting exactly opposite..? Anybody has got any idea ?

SMIC – Semiconductor Manufacturing International Corporation
Instances used – p18, n18
Size of Each Transistor L = 1um; W = 100 um.


Results for CMOs Inverter Circuit at 200 Hz in untis of nV/ sqrt(Hz) -

Models FlickerNoise Thermal Noise

smicPMOS 61.62 0.61
smicNMOS 16.95 1.43
 

Re: Noise Analysis

I think this is correct? For higher frequencies, the flicker noise is negligible and the noise of the transistor is dominated by thermal noise. So for most circuits, the pmos noise IS lower
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top