Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Increasing delay in reset path is the way to avoid dead zone. Probably you need to check the way you are simulating PFD+Charge pump. You should look into the total charge delivered at the output of charge pump not the current output. Current output will not look very clean and it will give misleading results. Due to various caps on charge pump current would not seem like responding but the chrage delivered at output will be following the desired mismatch in ref and feedbakc clock.